VHDL assignment slice not implemented? -


is possible specify bit range assigned on left side of assignment?

eg. r(15 downto 8) <= r(15 downto 8) -d;

the above gives me compiler error: error 722: assignment signal slice not implemented. i've tried googling error no avail.

however works:

r <= r(15 downto 8) - d;

assignments slices allowed. tool using? size of d? pay attention result sizes. if size of d larger r, result size matches size of d.

what happens in following assignments:

r(15 downto 0) <= r(15 downto 8) - d ; 

if assignment works, need slice d:

r(15 downto 8) <= r(15 downto 8) - d(7 downto 0); 

if not it, rest of code like?


Comments

Popular posts from this blog

c# - How Configure Devart dotConnect for SQLite Code First? -

java - Copying object fields -

c++ - Clear the memory after returning a vector in a function -